
Huawei's LogicFolding Architecture Targets 1.4nm Chips by 2031 Without EUV
Huawei unveiled a new chip design methodology called LogicFolding at ISCAS 2026 that uses 3D-stacked logic circuits to reach 1.4nm-class transistor density — bypassing the EUV lithography machines that US sanctions have placed out of reach.










